

6076833-001/2000




FIG. 1

Downloaded from www.scribd.com




FIG. 2




FIG. 3




FIG. 3A

[illegible]

### 1) Wake-up Events (Bits 8-15)

- 0 = kill
  - 1 = voluntary
  - 2 = SRAM
  - 4 = SDRAM
  - 8 = FBI
  - 16 = INTER\_THREAD
  - 32 = PCI\_DMA\_1
  - 64 = PCI\_DMA\_2
  - 128 = SEQ\_NUM\_LSB
- 2) db -> branch defer amount (Bit 17)  
 3) va -> value of sequence number (Bit 7)  
 4) OPCODE Bits (29-31)  
 5) ext\_cnd

FIG. 3B

CONFIDENTIAL




FIG. 3C



115 →





FIG. 4A




[illegible]

### without Active Memory Optimization



## with Active Memory Optimization



where  $\text{Trcd} = \text{RAS to CAS delay}$


**Tdpl = DATA Input to Precharge Delay**

**Trp = Time to Precharge**


FIG. 4B



4 Writes and 4 Reads followed by more reads with optimization



4 Writes and 4 Reads without optimization



10 cycles vs. 14.

FIG. 5A

180




FIG. 6